New publications updated!
發表於Congrats to our members!
All articles are available on IEEEXplore.
IEEE Journal of Solid-State Circuits (JSSC)
[1] Sung-En Hsieh, Chen-Che Kao, and Chih-Cheng Hsieh, ” A 0.5V 12-bit SAR ADC using Adaptive Time-Domain Comparator with Noise Optimization,” Accepted by IEEE Journal of Solid-State Circuits.
[2] Tzu-Hsiang Hsu, Ting Liao, Nien-An Lee, and Chih-Cheng Hsieh, ” A CMOS Time-of-Flight Depth Image Sensor With In-Pixel Background Light Cancellation and Phase Shifting Readout Technique,” Accepted by IEEE Journal of Solid-State Circuits.
[3] Sung-En Hsieh and Chih-Cheng Hsieh, ” A 0.44-fJ/Conversion-Step 11-Bit 600-kS/s SAR ADC With Semi-Resting DAC,” IEEE Journal of Solid-State Circuits, vol 53, no. 9, pp. 2595-2603, Sept. 2018.
[4] Kwuang-Han Chang and Chih-Cheng Hsieh, “A 12-bit 150-MS/s Sub-Radix-3 SAR ADC with Switching Miller Capacitance Reduction,” IEEE Journal of Solid-State Circuits, vol 53, no. 6, pp. 1755-1764, June. 2018.
2018 IEEE Symposia on VLSI Circuits
[1] H Chen, Y-C Chang, S-R Yeh, Chih-Cheng Hsieh, K-T Tang, P-H Hsieh, Y-T Liao, R Perumel, J-F Chuang, C-C Chang, Y-C Chen, S. H. Chen, S-E Hsieh, Y-P Chen, Y-T Chen, T-H Liu, Y-M Chang, W-C Lai, C-Y Wu, Y-H Chen, Y-C Weng, “Development of a Multisite, Closed-loop Neuromodulator for the Theranosis of Neural Degenerative Diseases,” in 2018 IEEE Symposia on VLSI Circuits (VLSI Symposia), Jun. 2018.
2018 International Solid-State Circuits Conference (ISSCC)
[1] Sung-En Hsieh and Chih-Cheng Hsieh, “A 0.4V 13b 270kS/s SAR-ISDM ADC with an Opamp-Less Time-Domain Integrator,” International Solid-State Circuits Conference (ISSCC), Feb. 2018.
[2] W-H. Chen, K-X. Li, W-Y. Lin, K-H. Hsu, P-Y. Li, C-H. Yang, C-X. Xue, E-Y. Yang, Y-K. Chen, Y-S. Chang, T-H. Hsu, Y-C. King, C-J. Lin, R-S. Liu, Chih-Cheng Hsieh, K-T. Tang, M-F. Chang, “A 65nm 1Mb Nonvolatile Computing-in-Memory ReRAM Macro with Sub-16ns Multiply-and-Accumulate for Binary DNN AI Edge Processors,” International Solid-State Circuits Conference (ISSCC), Feb. 2018.
2018 VLSI Design/CAD Symposium
[1] Min-Yang Chiu, Guan-Cheng Chen, Tzu-Hsiang Hsu, Chih-Cheng Hsieh, “A 64×64 Pixels CMOS Image Sensor Using Pseudo Multiple Sampling with Column CDS,” in 2018 VLSI Design/CAD Symposium, Tainan, Taiwan, Aug. 7-10, 2018.
[2] Hsiang-Lin Chen, Sung-En Hsieh, Tzu-Hsiang Hsu, Chih-Cheng Hsieh, “A CMOS Imager for Reflective Pulse Oximeter with Motion Artifact and Ambient Interferer Rejection,” in 2018 VLSI Design/CAD Symposium, Kenting, Taiwan, Aug. 7-10, 2018.
[3] Min-Rui Wu, Sung-En Hsieh, Chih-Cheng Hsieh, “A 12-bit SAR ADC with split switching DAC,” in 2018 VLSI Design/CAD Symposium, Kenting, Taiwan, Aug. 7-10, 2018.
